

WHAT IS CLAIMED IS:

1. An impedance trimming circuit comprising:

a common bias section composed of a first series  
circuit having a first internal resistor and an  
5 external resistor connected in series via a first node  
and a first operational amplifier having a first input  
terminal connected to an internal reference voltage,  
a second input terminal connected to the first node,  
and an output terminal connected to the first series  
10 circuit; and

an impedance trimming section composed of a second  
series circuit having a second internal resistor and  
an impedance dummy resistor connected in series via  
a second node, a comparator having a first input  
15 terminal connected to the first node and a second input  
terminal connected to the second node, a code control  
circuit which uses a clock signal to latch an output  
signal from the comparator to generate a plurality of  
switching codes, and a switching circuit which uses the  
20 plurality of switching codes to switch a resistance  
value of the impedance dummy resistor,

wherein the first operational amplifier is also  
connected to the second series circuit, and an output  
signal from the code control circuit is inputted to  
25 a target impedance trimming resistor.

2. The impedance trimming circuit according to  
claim 1, which further comprises a code flattening

section configured to latch one of the plurality of switching codes output from the code control circuit, the code flattening circuit fixes a resistance value of the target impedance trimming resistor based on said one of the plurality of switching codes.

3. The impedance trimming circuit according to claim 2, wherein when said one of the plurality of switching codes output from the code control circuit repeatedly periodically varies, said one of the plurality of switching codes is latched by the code flattening section.

4. The impedance trimming circuit according to claim 3, wherein values of the plurality of switching codes output from the code control circuit increase by degrees in accordance with an output signal of the comparator, and when the value of one of the plurality of switching codes decreases at first, the code flattening circuit latches one of the plurality of switching codes.

5. The impedance trimming circuit according to claim 3, wherein each of the plurality of switching codes is expressed by  $n$  bits ( $n = \text{more than } 1$ ), and when said one of the plurality of switching codes output from the code control circuit repeatedly periodically varies between two bits, the code flattening circuit latches one of the two bits.

6. The impedance trimming circuit according to

claim 3, wherein each of the plurality of switching codes is expressed by n bits (n = more than 1), and when said one of the plurality of switching codes output from the code control circuit repeatedly  
5 periodically varies between three bits, the code flattening circuit latches an intermediate one of the three bits.

7. The impedance timing circuit according to claims 1, wherein one or more pairs of the common bias  
10 section and the impedance trimming section are present.

8. The impedance timing circuit according to claims 1, wherein the impedance dummy resistor includes an output buffer.

15 9. The impedance timing circuit according to claims 1, wherein the impedance dummy resistor includes input impedance, terminal resistance, and pull-up resistance or pull-down resistance.

20 10. The impedance timing circuit according to claims 1, wherein the plurality of switching codes from the switching circuit and a resistance value of the impedance dummy resistor exhibit a reciprocal relationship, a polygonal-line relationship, or an S-shaped relationship.

25 11. The impedance timing circuit according to claims 1, wherein resistance values for the first and second internal resistors contain parasitic resistance

parasitic on a package, a lead, or a frame, and are adjusted to shift an adjustment range of the resistance value of the impedance dummy resistor.

12. The impedance timing circuit according to  
5 claims 1, wherein the external resistor is an external accurate resistor, and the resistance values for the first and second internal resistors can be switched on the basis of a value for the external resistor.

13. The impedance timing circuit according to  
10 claims 1, wherein the resistance values for the first and second internal resistors are switched on the basis of the parasitic resistance parasitic on the package, lead, and frame, as well as the value for the external resistor.

15 14. The impedance timing circuit according to claims 1, wherein the first internal resistor is composed of a first and second resistance elements, the first resistor generates a voltage equal to a difference between a value for the internal reference  
20 value during design and a value for the internal reference value during operation, and reference values of the first and second resistance elements are adjusted in accordance with the value for the internal reference value so as to meet the following  
25 relationship:

$$R_{ext} : R_{lunder} + R_{lupper} = R_{trip} : R_t$$

(where  $R_{ext}$  denotes the resistance value of the external resistor,  $R_{lunder}$  denotes the resistance value of the first resistance element,  $R_{lupper}$  denotes the resistance value of the second resistance element, 5  $R_{trim}$  denotes the resistance value of the impedance dummy resistor, and  $R_t$  denotes a resistance value of the second internal resistor).

15. The impedance timing circuit according to claims 1, wherein the external resistor is replaced 10 with an internal resistor which operates more accurately than the first and second internal resistors and impedance dummy resistor.

16. The impedance timing circuit according to claims 1, wherein the impedance trimming section has a 15 second operational amplifier, a first input terminal of the second operational amplifier is connected to the first series circuit, and a second input terminal and an output terminal of the second operational amplifier are connected to the second series circuit.

20 17. The impedance trimming circuit according to claims 1, wherein the resistance value of the impedance dummy resistor maintains a relationship with the resistance value of the target impedance trimming resistor such that the resistance value of the 25 impedance dummy resistor is an integer number of times greater than the resistance value of the target impedance trimming resistor.

18. The impedance trimming circuit according to claims 1, wherein the impedance trimming section is one of an output impedance trimming section and an input impedance trimming section, the output impedance trimming section being configured to trim an output  
5 impedance, the input impedance trimming section being configured to trim an input impedance.

19. An impedance trimming circuit comprising:  
a common bias section comprising a first series  
10 circuit and a first operational amplifier, the first series circuit including a first internal resistor and an external resistor are connected in series via a first node, the first operational amplifier including a first input terminal to which an internal reference  
15 voltage is to be applied, a second input terminal connected to the first node, and an output terminal connected to the first series circuit;

an output impedance trimming section comprising a second series circuit, a first comparator and a first  
20 code control circuit, the second series circuit including a second internal resistor and an output impedance dummy resistor which are connected in series via a second node, the first comparator including a first input terminal connected to the first node, and  
25 a second input terminal connected to the second node, the first code control circuit latching an output

signal of the first comparator as a clock signal,  
and outputting one of a plurality of first switching  
codes; and

an input impedance trimming section comprising  
5 a third series circuit, a second comparator and  
a second code control circuit, the third series circuit  
including a third internal resistor and an input  
impedance dummy resistor which are connected in series  
via a third node; the second comparator including  
10 a first input terminal connected to the first node and  
a second input terminal connected to the third node,  
the second code control circuit latching an output  
signal of the second comparator as the clock signal,  
and outputting one of a plurality of second switching  
15 codes,

wherein:

the output terminal of the first operational  
amplifier is connected to the second and third series  
circuits;

20 a resistance value of the output impedance dummy  
resistor and a resistance value of a first target  
impedance trimming resistor are changed by using one of  
the plurality of first switching codes, the resistance  
value of the first target impedance trimming resistor  
25 being to be subjected to actual output impedance  
trimming; and

a resistance value of the input impedance dummy

register and a resistance value of a second target  
impedance trimming resistor are changed by using one of  
the plurality of second switching codes, the resistance  
value of the second target impedance trimming resistor  
5 being to be subjected to actual input impedance  
trimming.